



Branch Instructions

Mnem	OP	Mnem	OP	Description	Condition	Notes
BCC	24	LBCC	124	Carry Clear	!C	M,U,4
BES	25	LBES	125	Carry Set	C	M,U,5
BEQ	27	LBEQ	127	Equal	Z	M,S,U
BGE	2C	LBGE	12C	Greater Or Equal	N'V + !N'V	
BGT	2E	LBGT	12E	Greater Than	N'V'IZ + !N'V'IZ	
BHI	22	LBHI	122	Higher	!C'IZ	S
BHS	2F	LBHS	12F	Higher Or Same	!C	U,4
BLE	2F	LBLE	12F	Less Than Or Equal	Z + N'V + !N'V	S
BLO	25	LBLO	125	Lower	C	U,5
BLS	23	LBLS	123	Lower Or Same	C + Z	U
BLT	2D	LBLT	12D	Less Than	N'V + !N'V	S
BMI	2B	LBMI	12B	Minus (Negative)	N	M
BNE	26	LBNE	126	Not Equal	!Z	M,S,U
BPL	2A	LBPL	12A	Plus (Positive)	!N	M
BRA	2A	LBRA	16	Always	1	O,2
BRN	21	LBRN	121	Never	0	O
BSR	8D	LBSR	17	Subroutine	1	O,3
BVC	28	LBVC	128	Overflow Clear	!V	M,S
BVS	29	LBVS	129	Overflow Set	V	M,S

Short branches (column 1,2) have a signed byte destination [-128,127] range. L prefixed long branches (column 3,4) have a signed word [-32768,32767] range. Condition codes are untouched by branches.

Notes:

- 1 - Except notes 2,3, generic branch 6809/6309 cycles and byte lengths are in the table ->
- 2 - BRA and LBRA cycles in table ->
- 3 - BSR and LBSR cycles in table ->
- 4 - (L)BHS and (L)BCC are the same
- 5 - (L)BES and (L)BLO are the same
- S - Signed
- U - Unsigned
- M - siMple - tests single condition code.
- O - other

Mnem	Immed.	Op	Op
B??	3	2	
LB??	5	6	4
BRA	3	2	
LBRA	5	4	3
BSR	7	6	2
LBSR	9	7	3

Register Descriptions, \* Indicates new registers in 6309 CPU.

X - 16 bit index register	PC - 16 bit program counter register
Y - 16 bit index register	*V - 16 bit variable register
U - 16 bit user-stack pointer	*0 - 8/16 bit zero register
S - 16 bit system-stack pointer	V and 0 only inter-register instrcits

A - 8 bit accumulator	B - 8 bit accumulator	*E - 8 bit accumulator	*F - 8 bit accumulator	D - 16 bit concatenated reg.(A B)	*W - 16 bit concatenated reg.(E F)	*Q - 32 bit concatenated reg.(D W)
MD - 8 bit mode/error register	CC - 8 bit condition code register	DP - 8 bit direct page register				

Note: The 6309 is static, so the V register is saved across powerups! Others?

Indexed and Indirect Addressing Modes and Post byte Information

Type	Forms	Asm form	+/ - #	PostByte OP code	Asm form	+ - #
Constant offset	No offset	,R	0 0	lrrY0100	[ ,R ]	3 0
	5 bit offset	n,R	1 0	0rrmmmm		
	8 bit offset	n,R	1 1	lrrY1000	[ n,R ]	4 1
Accumulator offset	16 bit offset	n,R	4/3 2	lrrY1001	[ n,R ]	7 2
	A - Register	A,R	1 0	lrrY0101	[ A,R ]	4 0
	B - Register	B,R	1 0	lrrY0101	[ B,R ]	4 0
	E - Register	E,R	1 0	*lrrY0111	[ E,R ]	1 0
from R (2's complement)	E - Register	F,R	1 0	*lrrY1010	[ F,R ]	1 0
	D - Register	D,R	4/2 0	*lrrY1011	[ D,R ]	4 0
	F - Register	F,R	1 0			
	W - Register	W,R	4/1 0	*lrrY1110	[ W,R ]	4 0
Auto increment and decrement of register R	Increment 1	,R++	2/1 0	lrrY0000	[ ,R++ ]	6 0
	Decrement 1	,R--	2/1 0	lrrY0010		
	Decrement 2	,--R	3/2 0	lrrY0011	[ ,--R ]	6 0
	Decrement 2	,--R	3/2 0	lrrY0011	[ ,--R ]	6 0
2's complement offset from PC	8 bit offset	n,PC	1 1	lxxY1100	[ n,PC ]	4 1
	16 bit offset	n,PC	5/3 2	lxxY1101	[ n,PC ]	8 2
Indirect	16 bit address			10011111	[ n ]	5 2
Rel to W	No Offset	,W	0 0 0	*100ZZZZZ	[ ,W ]	0 0
	16 bit offset	n,W	5/2 2	*101ZZZZZ	[ n,W ]	5 2
	Increment 2	,W++	3/1 0	*110ZZZZZ	[ ,W++ ]	3 0
	Decrement 2	,--W	3/1 0	*111ZZZZZ	[ ,--W ]	3 0

\* 6309 only. rr: 00 = X, 01 = Y, 10 = U 11 = S. xx: Doesn't care, leave 0.  
Mode: Y = 0 index, Y = 1 indirect; ZZZZ = 01111 index, ZZZZZ = 10000 indirect.  
+ and + indicates the additional number of cycles and bytes for the variation.  
- #

Condition Code Register (CC)

[ E   F   H   I   N   Z   V   C ]
-----------------------------------

Entire flag(7)	Carry flag(0)
FIRQ mask(6)	Overflow(1)
Half carry(5)	Zero(2)
IRQ mask(4)	Negative(3)

Mode and Error Register (MD, 6309 only)

[ ?   ?         ?   ? ]
-------------------------


Div by Zero(7)	Emulation Mode(0)
Illegal Op(6)	FIRQ Mode(1)
Unused(5)	Unused(2)
Unused(4)	Unused(3)

MD register: works like the CC register.  
Bits 0,1 write only, bits 6,7 read only.  
Bit 0: Emulation mode: if 0, 6809 emulation mode, if 1, 6309 native mode  
Bit 1: FIRQ Mode : if 0, FIRQ as normal 6809, if 1, FIRQ operate as IRQ  
Bits 2-5 unused.  
Bit 6: Set to 1 if illegal instruction occurred  
Bit 7: Set to 1 if divide by 0 occurred  
FIRQ saves only CC, unless in IRQ mode, then all registers in push order saved

Transfer/Exchange and Inter-Register Post Byte

Inter-Register Instructions

Mnem	Forms	Register	OP	Op	Op
*ADCR	RO, R1		131	4	3
*ADDR	RO, R1		130	4	3
*ANDR	RO, R1		134	4	3
*CMR	RO, R1		137	4	3
*EORR	RO, R1		136	4	3
EXG	RO, R1		1E	8/5	2
*ORR	RO, R1		135	4	3
*SBCR	RO, R1		133	4	3
*SUBR	RO, R1		132	4	3
TFR	RO, R1		1F	6/4	2
*TFM	RO+, R1+		@38	6+3n	3
*TFM	RO-, R1-		@39	6+3n	3
*TFM	RO+, R1		@3A	6+3n	3
*TFM	RO, R1+		@3B	6+3n	3



TFM is Transfer Memory: repeats W times, decrementing W, changing Ri as asked, n in cycles is number of bytes moved.


Illegal to use CC, DP, W, V, 0, or PC as source or destination register.

The results of all Inter-Register operations are passed into R1 with the exception of EXG which exchanges the values of registers and the TFR block transfers. The register field codes #1100 and #1101 are both zero registers. They can be used as source or destination.

Logical Memory Operations

Mnem	Immed.	Direct	Indexed	Extended	Inherent
*A1M		02	6 3 62	7+ 3+ 72	7 4
*E1M		05	6 3 65	7+ 3+ 75	7 4
*O1M		01	6 3 61	7+ 3+ 71	7 4
*T1M		0B	6 3 6B	7+ 3+ 7B	5 4

Push/Pull Post byte



Push order -> PC, U/S, Y, X, DP, \*F, \*E/\*W, B/D/\*Q, A, CC <- Pull order  
On IRQ, all regs pushed. On 6309 mode, \*W pushed after DP, before D.  
FIRQ pushes only CC by default. On 6309 mode with FIRQ operating as IRQ,  
pushes W also. PS(U/S)W PUL(U/S)W saves/loads the W register.

6309/6809 Instructions (by opcode grid, transposed): (\*prefix means 6309 only)  
All unused opcodes are both undefined and illegal

L/H	Ox	1x	2x	3x	4x	5x	6x	7x	8x	9x	Ax	Bx	Cx	Dx	Ex	Fx
x0	NEG	pref	BRA	LEAX	NEG	NEG	NEG	NEG	SUBA	SUBA	SUBA	SUBA	SUBB	SUBB	SUBB	SUBB
x1	*OIM	pref	BRN	LEAY	*OIM*	*OIM	CMPA	CMPA	CMPA	CMPA	CMPB	CMPB	CMPB	CMPB	CMPB	CMPB
x2	*AIM	NOP	BHI	LEAS	*AIM*	*AIM	SBCA	SBCA	SBCA	SBCA	SBCB	SBCB	SBCB	SBCB	SBCB	SBCB
x3	COM	SYNC	BLS	LEAU	COM	COM	COM	COM	SUBD	SUBD	SUBD	SUBD	ADD	ADD	ADD	ADD
x4	LSR*	SEWX	BCC	PSHS	LSR	LSR	LSR	LSR	ANDA	ANDA	ANDA	ANDA	ANDB	ANDB	ANDB	ANDB
x5	*E1M	BCC	PHLS		*E1M	*E1M	BITA	BITA	BITA	BITA	BITB	BITB	BITB	BITB	BITB	BITB
x6	ROR	LBRA	BNE	DSHU	ROR	ROR	ROR	ROR	LDA	LDA	LDA	LDA	LDB	LDB	LDB	LDB
x7	ASL	LBSR	BVC	PULU	ASR	ASR	ASR	ASR	STA	STA	STA	STB	STB	STB	STB	STB
x8	ASL	BEQ	BEQ	PULU	ASR	ASR	ASR	ASR	EORA	EORA	EORA	EORB	EORB	EORB	EORB	EORB
x9	ROL	DAA	BVS	RTS	ROL	ROL	ROL	ROL	ADCA	ADCA	ADCA	ADCA	ADCB	ADCB	ADCB	ADCB
xA	DEC	ORCC	BPL	ABX	DEC	DEC	DEC	DEC	ORA	ORA	ORA	ORB	ORB	ORB	ORB	ORB
xB	*T1M		BMI	RTI	*T1M*	*T1M	ADDA	ADDA	ADDA	ADDA	ADDA	ADDB	ADDB	ADDB	ADDB	ADDB
xC	INC	ANDC	BGE	CWAI	INC	INC	INC	INC	CMPX	CMPX	CMPX	CMPX	LDD	LDD	LDD	LDD
xD	TST	SEX	BTL	MUL	TST	TST	TST	TST	BSR	JSR	JSR	JSR	STD	STD	STD	STD
xE	JMP	EXG	BGT		JMP	JMP	LDX	LDX	LDX	LDX	LDU	LDU	LDU	LDU	LDU	LDU
xF	CLR	TFR	BLE	SWI	CLR	CLR	CLR	CLR	STX	STX	STX	STX	STU	STU	STU	STU

opcodes prefixed by 10

L/H	Ox	1x	2x	3x	4x	5x	6x	7x	8x	9x	Ax	Bx	Cx	Dx	Ex	Fx
x0	LBRA	*ADDR	*NEG		*SUBW	*SUBW	*SUBW	*SUBW								
x1	LBRN	*ADCR			*CMPW	*CMPW	*CMPW	*CMPW								
x2	LBHI	*SUBR			*SBCD	*SBCD	*SBCD	*SBCD								
x3	LBLS	*SBCR	*COMD	*COMW	CMPD	CMPD	CMPD	CMPD								
x4	LBHS	*ANDR	*LSRD	*LSRW	*ANDD	*ANDD	*ANDD	*ANDD								
x5	LBLO	*ORR			*BITD	*BITD	*BITD	*BITD								
x6	LBNE	*ORR	*RORD	*RORW	*LDW	*LDW	*LDW	*LDW								
x7	LBEQ	*CMR	*ASRD		*STW	*STW	*STW	*STW								
x8	LBVC	*PSHW	*ASLD		*EORD	*EORD	*EORD	*EORD								
x9	LBVS	*PULSW	*ROLD	*ROLW	*ADCD	*ADCD	*ADCD	*ADCD								
xA	LBPL	*PSHUW	*DECD	*DECW	*ORD	*ORD	*ORD	*ORD								
xB	LBMI	*PULUW			*ADDW	*ADDW	*ADDW	*ADDW								
xC	LBGE				CMPY	CMPY	CMPY	CMPY								
xD	LBLT		*INCD	*INCW												
xE	LBGT		*TSTD	*TSTW												
xF	LBLE	SWI2	*CLR	*CLR												

NOTES:

opcodes prefixed by 11

L/H	Ox	1x	2x	3x	4x	5x	6x	7x	8x	9x	Ax	Bx	Cx	Dx	Ex	Fx
x0					*BRAND				*SUBB	*SUBB	*SUBB	*SUBB	*SUBB	*SUBB	*SUBB	*SUBB
x1					*BIAND				*CMPB	*CMPB	*CMPB	*CMPB	*CMPB	*CMPB	*CMPB	*CMPB
x2					*BOR											
x3					*BIOR	*COMB			CMPU	CMPU	CMPU	CMPU				
x4					*BEOR											
x5					*BIEOR											
x6					*LDBT				*LDB	*LDB	*LDB	*LDB	*LDF	*LDF	*LDF	*LDF

Mnemonic	Description	Notes	Mnemonic	Description	Notes
ABX	Add to Index Reg	X=X+B	LBcc nn	Long cond Branch	If cc LBRA
ADCA s	Add with Carry	a=a+s+C	LBRA mn	Long Br. Always	PC=mn
*ADCD s	Add with Carry	D=D+s+C	LBSR mn	Long Br. Sub	-[S]=PC, LBRA
*ADCR rr	add carry	r2=r2+r1+C	LDA s	Load acc.	a=s
ADDA s	Add	a=a+s	LDD s	Load D acc.	D=s
ADDE s	Add	a=a+s	*LDE s	Load e acc.	e=s
ADDD s	Add to D acc.	D=D+s	*LDQ s	Load Q acc.	Q=s
*ADDR rr	Add registers	r2=r2+r1	*LMD s	Load MD acc.	MD=s
ANDA s	Logical AND	a=a&s	LDS s	Load S pointer	S=s
ANDCC s	Logic AND w CCR	CC=CC&s	LDU s	Load U pointer	U=s
*ANDD s	Logical AND	D=D&s	LDI s	Load index reg	i=s (Y -s=7)
*ANDR rr	Logical AND regs	r2=r2&r1	LEAp s	Load Eff Address	p=EAs(X=0-3)
ASL d	Arith Shift Left	d=d*2	LSL d	Logical Shift L	d=(C,d,0)<-
ASLA	Arith Shift Left	a=a*2	LSLA	Logical Shift L	a=(C,a,0)<-
*ASLD	Arith Shift Left	D=D*2	*LSLD	Logical Shift L	D=(C,D,0)<-
ASR d	Arith Shift Right	d=d/2	LSR d	Logical Shift R	d->[d,0]
ASRA	Arith Shift Right	a=a/2	LSRA	Logical Shift R	d->[d,0]
*ASRD	Arith Shift Right	D=D/2	*LSRD	Logical Shift R	D->[W,0]
BCC m	Branch Carry Clr	If C=0	*LSRW	Logical Shift R	W->[W,0]
BCS m	Branch Carry Set	If C=1	MUL	Multiply	D=A*B
BEQ m	Branch Equal	If Z=1	*MULD s	Multiply	Q=D*s
BGE m	Branch >=	If N&V=0	NEG d	Negate	d=-d
BGT m	Branch >	If Z{N&V}=0	NEGA	Negate acc	a=-a
BHI m	Branch Higher	If CvZ=0	*NEGD	Negate acc	D=-D
BHS m	Branch Higher, =	If C=0	NOP	No Operation	
BITa s	Bit Test acc	a&s	ORA s	Logical incl OR	a=avs
*BITD s	Bit Test acc	D&s	ORCC n	Inclusive OR CC	CC=CCv m
*BITMD s	Bit Test acc	MD&s	*ORD s	Logical incl OR	D=Dvs
BLE m	Branch <=	If Zv{N&V}=1	*ORR rr	Logical incl OR	r1=r1vr2
BLO m	Branch Lower	If C=1	PSHS r	Psh reg(s) (!= S)	-[S]={r,...}
BLS m	Branch Lower, =	If CvZ=1	PSHU r	Psh reg(s) (!= U)	-[U]={r,...}
BLT m	Branch <	If N&V=1	*PSHSW	Psh reg W	-[S]=W
BMI m	Branch Minus	If N=1	*PSHUW	Psh reg W	-[U]=W
BNE m	Branch Not Equal	If Z=0	PULS r	Pul reg(s) (!= S)	{r,...}=[S]+
BPL m	Branch Plus	If N=0	PULU r	Pul reg(s) (!= U)	{r,...}=[U]+
BRA m	Branch Always	PC=mn	*PULSW	Pul reg W	W=[S]+
BRN m	Branch Never	NOP	*PULW	Pul reg W	W=[U]+
BSR m	Branch to Sub	-[S]=PC, BRA	ROL d	Rotate Left	d=(C,d)<-
BVC m	Branch Over. Clr	If V=0	ROLA	Rotate Left acc.	a=(C,a)<-
BVS m	Branch Over. Set	If V=1	*ROLD	Rotate Left acc.	D=(C,D)<-
CLR d	Clear	d=0	*ROLW	Rotate Left acc.	W=(C,W)<-
CLRA	Clear acc.	a=0	ROR d	Rotate Right	d->[C,d]
CLRD	Clear acc.	D=0	RORa	Rotate Right acc	a->[C,a]
*CLRc	Clear acc.	e=0	*RORD	Rotate Right acc	D->[C,W]
CMPA s	Compare	a-s	*RORW	Rotate Right acc	W->[C,W]
CMPD s	Compare D acc.	D-s	RTI	Return from Int	{regs}=[S]+
*CMPe s	Compare e acc.	e-s	RTS	Return from Sub	PC=[S]+
*CMPR rr	Compare regs	r1-r2	SBCa s	Sub with Carry	a=a-s-C
CMPS s	Compare S ptr	S-s	*SBCD s	Sub with Carry	D=D-s-C
CMPU s	Compare U ptr	U-s	*SBCR rr	Sub with Carry	r1=r1-r2-C
CMPi s	Compare	i-s (Y -s=8)	SEX	Sign Extend	D=B extended
COM d	Complement	d=-d	*SEXW	Sign Extend	Q=W extended
COMa	Complement acc.	a=-a	STa d	Store accumulator	d=a
*COMD	Complement acc.	D=-D	STD d	Store Double acc	D=a
*COMe	Complement acc.	e=-e	*STe d	Store accumulator	d=e
CWAI n	AND CC, Wait int	CC=CC&n, E=1, *STQ	d	Store accumulator	d=Q
DAA	Dec Adjust Acc.	A=BCD format	STS d	Store Stack ptr	S=a
DEC d	Decrement	d=d-1	STU d	Store User ptr	U=a
DECA	Decrement acc.	a=a-1	STI d	Store index reg	i=a (Y -s=7)
*DECD	Decrement acc.	D=D-1	SUBa s	Subtract	a=a-s
*DECa	Decrement acc.	e=e-1	SUBD s	Subtract D acc.	D=D-s
*DIVD s	Divide	D=D/s	*SUBe s	Subtract D acc.	e=e-s
*DIVQ s	Divide	Q=Q/s	*SUBR rr	Subtract regs	r1=r1-r2
EORa s	Logical Excl OR	a=avs	SWI	Software Int 1	-[S]={regs}

*EORD s	Logical Excl OR	D=Dxs	SWI2	Software Int 2	SWI
*EORR rr	Logical Excl OR	r1=r1xr2	SWI3	Software Int 3	SWI
EXG rr	Exchg (same size)	r1<-r2	STnCC	Sync. to int	Ei (min -s=2)
INC d	Increment	d=d+1	*TFM tf	Block transfer	- special-
INCA	Increment acc.	a=a+1	TFR r,r	Transfer r1->r2	r2=r1
*INCD	Increment acc.	D=D+1	TST s	Test	s
*INCE	Increment acc.	e=e+1	TSTa	Test accumulator	a
JMP s	Jump	PC=EAs	TSTD	Test accumulator	D
JSR s	Jump to Sub	-[S]=PC, JMP	TSTe	Test accumulator	e

a	Acc A or B	**** Legend - todo - do more ****
e	Acc E, F, or W (6309)	* prefix 6309 only instruction
d s EA	Dest/Src/effective addr.	m Rel addr (-128 to +127)
i p r	X or Y/X,Y,S,U/any reg	n nn 8/16-bit (0 to 255/65535)
rr	two registers r1,r2	tf  transfer registers and +-

#### Interrupt Vectors

Reserved	FFF0 to FFF1	Note 1	FFF8 to FFF9	IRQ	vector
Addresses	FFF2 to FFF3	SWI3	FFFA to FFFB	SWI	vector
	FFF4 to FFF5	SWI2	FFFC to FFFD	NMI	vector
	FFF6 to FFF7	FIRQ	FFFE to FFFF	Reset	vector

Note 1: Reserved in 6809. For 6309 mode, holds vector for divide by 0 error or illegal instruction error. Error can be read in 6309 register MD.

The Hitachi HD63B09EP (6309) microprocessor is a clone of the Motorola MC68B09E (6809) chip, with additional registers and instructions. Bit 0 of the 6309 only register MD determines which mode is on: 6809 emulation or 6309 native. 6309 often has faster instruction timings. When cycle counts are given for 6809/6309 for a 6309 only instruction, these are for emulation/native timings.

The Motorola 6809 was released circa 1979, and came in many flavors: 68A09, 68B09E, 68B09, 68B09E. The 68A09(E) ran at 1 MHz and 1.5 MHz, the 68B09(E) at 2 MHz. The 6809 had an internal clock generator needing only an external crystal, and the 6809E needed an external clock generator.

The 6309 has a B (2 MHz) and a C version rated at either 3.0 or 3.5 MHz. Some hackers have pushed the 63C09 variant can to 5 MHz. The 6309 comes in internal and external clock versions (HD63B/C09 and HD63B/C09E respectively).

Some useful code ideas, based on [1]: (see [1] for more info)

- Check if code on a 6309 or 6809:
 

```
LDB #255, CLRD ; executes as a $10 (ignored) $4F (CLRA) on a 6809
TSTB, BEQ Is6309
```

- Check if 6309 system is in native mode or to check 6309 FIRQ mode, use RTI with appropriate items on stack.

#### Document History

- May 2007 - Version 1.2 - minor corrections.
- April 2007 - Version 1.1 - extensive additions, minor corrections.
- July 2006 - Version 1.0 - initial release.

#### Sources

- HD63B09EP Technical Reference Guide, [5] Notes by Paul D. Burgin  
Chet Simpson, Alan DeKok [6] Notes by Sockmaster (John Kowalski)
- Programming the 6809, Rodney Zaks, [7] The MC6809 Cookbook, Carl Warren,  
William Labiak, 1982 Sybex 1981.
- Notes by Jonathan Bowen. [8] en.wikipedia.org/wiki/6809
- Notes by Neil Franklin, 2004.11.01 [9] www.howell1964.freereserve.co.uk/

END OF FILE